AArch64 cache operations.
More...
Go to the source code of this file.
|
void | armDCacheFlush (void *addr, size_t size) |
| Performs a data cache flush on the specified buffer. More...
|
|
void | armDCacheClean (void *addr, size_t size) |
| Performs a data cache clean on the specified buffer. More...
|
|
void | armICacheInvalidate (void *addr, size_t size) |
| Performs an instruction cache invalidation clean on the specified buffer. More...
|
|
void | armDCacheZero (void *addr, size_t size) |
| Performs a data cache zeroing operation on the specified buffer. More...
|
|
AArch64 cache operations.
- Author
- plutoo
- Copyright
- libnx Authors
◆ armDCacheClean()
void armDCacheClean |
( |
void * |
addr, |
|
|
size_t |
size |
|
) |
| |
Performs a data cache clean on the specified buffer.
- Parameters
-
addr | Address of the buffer. |
size | Size of the buffer, in bytes. |
- Note
- The start and end addresses of the buffer are forcibly rounded to cache line boundaries (read from CTR_EL0 system register).
◆ armDCacheFlush()
void armDCacheFlush |
( |
void * |
addr, |
|
|
size_t |
size |
|
) |
| |
Performs a data cache flush on the specified buffer.
- Parameters
-
addr | Address of the buffer. |
size | Size of the buffer, in bytes. |
- Note
- The start and end addresses of the buffer are forcibly rounded to cache line boundaries (read from CTR_EL0 system register).
◆ armDCacheZero()
void armDCacheZero |
( |
void * |
addr, |
|
|
size_t |
size |
|
) |
| |
Performs a data cache zeroing operation on the specified buffer.
- Parameters
-
addr | Address of the buffer. |
size | Size of the buffer, in bytes. |
- Note
- The start and end addresses of the buffer are forcibly rounded to cache line boundaries (read from CTR_EL0 system register).
◆ armICacheInvalidate()
void armICacheInvalidate |
( |
void * |
addr, |
|
|
size_t |
size |
|
) |
| |
Performs an instruction cache invalidation clean on the specified buffer.
- Parameters
-
addr | Address of the buffer. |
size | Size of the buffer, in bytes. |
- Note
- The start and end addresses of the buffer are forcibly rounded to cache line boundaries (read from CTR_EL0 system register).